In the previous blog (Synchronization techniques for multi-clock domain SoCs& FPGAs), we studied different types of synchronization techniques to synchronize signals from one clock domain to another.

All power optimization tools can perform combinational optimization, where there is an opportunity to gate a register clock input, based on the combinational logic that is feeding the register’s data ...